SK Hynix and Intel team up on 2.5D packaging to connect HBM with logic chips

SK Hynix has started receiving Intel’s Embedded Multi-Die Interconnect Bridge (EMIB) substrates for integration testing, kicking off a research collaboration focused on 2.5D packaging technology. The goal: connecting High Bandwidth Memory (HBM) with logic chips more efficiently, at higher yields, and with less dependence on a single dominant foundry.

What EMIB actually does and why it matters

Think of 2.5D packaging as stacking chips side by side on a shared foundation, rather than piling them on top of each other. The “bridge” in EMIB is a tiny silicon connector embedded in the substrate that lets neighboring chips talk to each other at very high speeds with minimal latency.

Intel first revealed EMIB technology back in 2017. Nearly a decade later, the tech has matured considerably. As of April 2026, Intel’s EMIB substrates have achieved yields of up to 90%, a figure that makes them a genuinely competitive alternative to the silicon interposer approach that TSMC’s CoWoS packaging relies on.

Intel also debuted an AI packaging test vehicle in early 2026 that combined EMIB with HBM4, the next generation of high bandwidth memory. That vehicle is essentially a proof of concept for scalable AI accelerators, and it’s now the foundation for what SK Hynix is testing.

SK Hynix’s $3.9 billion bet on US packaging

This collaboration didn’t emerge from thin air. In December 2025, SK Hynix announced plans to build a $3.9 billion facility in the United States dedicated specifically to 2.5D HBM packaging.

SK Hynix dominates the HBM market. It supplies the memory chips that go into Nvidia’s most powerful AI accelerators. But actually packaging those HBM stacks alongside logic chips has historically required working with TSMC and its CoWoS technology, which has been capacity-constrained for years. By partnering with Intel on EMIB, SK Hynix is building an alternative pipeline.

What this means for crypto and GPU-dependent industries

HBM is the memory technology that makes modern GPUs viable for parallel processing workloads. If EMIB-based packaging lowers production costs for HBM-equipped chips, that cost reduction eventually flows through to the hardware that miners buy. Cheaper, more power-efficient GPUs and accelerators directly impact mining profitability, particularly for proof-of-work networks where electricity costs determine whether an operation is profitable or bleeding money.

If Intel successfully positions EMIB as a viable CoWoS alternative, TSMC will face pricing pressure on its own packaging services. The integration testing happening now with EMIB substrates is the precursor to volume production. Intel gets a major customer testing its packaging technology. SK Hynix gets an alternative manufacturing path for its most in-demand product.

                    **Disclosure:** This article was edited by Editorial Team. For more information on how we create and review content, see our Editorial Policy.