Cadence and TSMC widen AI chip tools from 3nm to A14

robot
Abstract generation in progress

Cadence and TSMC are expanding their collaboration to accelerate AI-driven semiconductor innovation, focusing on advanced process technologies from N3 to A14. This partnership aims to provide end-to-end design infrastructure and certified flows to help customers reduce design iterations and accelerate time to market for AI and HPC designs. The initiative also emphasizes “agent-ready” design flows that integrate agentic AI to optimize power, performance, area (PPA) and reliability.

This page may contain third-party content, which is provided for information purposes only (not representations/warranties) and should not be considered as an endorsement of its views by Gate, nor as financial or professional advice. See Disclaimer for details.
  • Reward
  • Comment
  • Repost
  • Share
Comment
Add a comment
Add a comment
No comments
  • Pin