#ALEO# Bitmain has confirmed for the first time in a strategic document its layout for the research and development of Aleo Mining Rig, aiming to enter the privacy computing sector. Combined with its localized production plan in the United States (scheduled to start in December 2024), the new Mining Rig may be manufactured in the U.S. to avoid trade war tariffs.
Technical Positioning: Bitmain will continue to leverage its high energy efficiency advantage (for example, the Bitcoin Mining Rig S21 has a power consumption as low as 16J/T), aiming to match the 1.8J/MH efficiency level of the Ice River AE2. The algorithm adapts to zkSNARK, and it is necessary to break through the design bottleneck of ASIC chips for zero-knowledge proof computation.
This page may contain third-party content, which is provided for information purposes only (not representations/warranties) and should not be considered as an endorsement of its views by Gate, nor as financial or professional advice. See Disclaimer for details.
13 Likes
Reward
13
5
Repost
Share
Comment
0/400
Raindy
· 09-04 23:34
What does it mean for the big brother to resend this? Bit has clearly given up on this plan.
View OriginalReply0
Samkill
· 09-04 16:06
December 2024?
View OriginalReply0
View More
Trapped
· 09-04 15:37
It was previously said that sales would start in September this year, but there has been no news.
#ALEO# Bitmain has confirmed for the first time in a strategic document its layout for the research and development of Aleo Mining Rig, aiming to enter the privacy computing sector. Combined with its localized production plan in the United States (scheduled to start in December 2024), the new Mining Rig may be manufactured in the U.S. to avoid trade war tariffs.
Technical Positioning:
Bitmain will continue to leverage its high energy efficiency advantage (for example, the Bitcoin Mining Rig S21 has a power consumption as low as 16J/T), aiming to match the 1.8J/MH efficiency level of the Ice River AE2.
The algorithm adapts to zkSNARK, and it is necessary to break through the design bottleneck of ASIC chips for zero-knowledge proof computation.