QuickLogic Announces Contract for High Density eFPGA Hard IP Optimized for Intel 18A

robot
Abstract generation in progress

QuickLogic Corporation has secured a mid-6-figure contract to implement architectural enhancements for its eFPGA Hard IP in a new customer ASIC, utilizing Intel 18A technology. These advancements are designed to reduce power consumption, increase performance, and decrease silicon area for high-density eFPGA cores, making them suitable for advanced fabrication nodes and broadening QuickLogic’s market reach for cost-sensitive applications. The company believes this significantly enhances its ability to address requirements for very high-density eFPGA cores in ASICs and SoCs, as well as large discrete FPGA needs.

This page may contain third-party content, which is provided for information purposes only (not representations/warranties) and should not be considered as an endorsement of its views by Gate, nor as financial or professional advice. See Disclaimer for details.
  • Reward
  • Comment
  • Repost
  • Share
Comment
Add a comment
Add a comment
No comments
  • Pin